ADSP-2189MKSTZ-300

DSP Microcomputer, 100LQFP, 75 MHz, 192 KB, 12.5 ns, 80 MIPS, ADSP-2189MKSTZ-300

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~2.00

PartNumber:: ADSP-2189MKSTZ-300

Brand:: Analog Devices - ADI | Pack: DIP | D/C: 08+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Olin,Ms Stiny's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-07-17

From Other Seller

Part Number:ADSP-2189MKSTZ-300
US $1.00 - 2.00
AT25256AW-10SU-2.7

US $0.65 - 1.50 / Piece
(0) Remove
QM75DY-H

US $16.00 - 30.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The ADSP-2189MKSTZ-300 is a DSP Microcomputer. The device is intended for digital signal processing applications. It is pin-compatible and are differentiated solely by the amount of on-chip SRAM. In addition, the ADSP-2189MKSTZ-300 provides power-down circuitry to meet the low power needs of battery-operated portable equipment. It is available in 144-Ball Mini-BGA package.

Parametrics

ADSP-2189MKSTZ-300 absolute maximum ratings: (1)Internal Supply Voltage (VDDINT): -0.3 V to +2.2 V; (2)External Supply Voltage (VDDEXT): -0.3 V to +4.0 V; (3)Input Voltage: -0.5 V to +4.0 V; (4)Output Voltage Swing: -0.5 V to VDDEXT +0.5 V; (5)Operating Temperature Range: -40 to +85℃; (6)Storage Temperature Range: -65 to +150℃; (7)Lead Temperature (5 sec) LQFP: 280℃.

Features

ADSP-2189MKSTZ-300 features: (1)12.5 ns Instruction Cycle Time @1.8 V (Internal), 80 MIPS; (2)Sustained Performance; (3)Single-Cycle Instruction Execution; (4)Single-Cycle Context Switch; (5)3-Bus Architecture Allows Dual Operand Fetches in; (6)Every Instruction Cycle; (7)Multifunction Instructions; (8)Power-Down Mode Featuring Low CMOS Standby; (9)Power Dissipation with 200 CLKIN Cycle Recovery; (10)from Power-Down Condition; (11)Low Power Dissipation in Idle Mode.