(China (Mainland))
Product Summary
The GAL16V8D-7LJ, at 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times(<100ms) allow the devices to be reprogrammed quickly and efficiently. The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL16V8D-7LJ are the PAL architectures listed in the table of the macrocell description section. The GAL16V8D-7LJ devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility. Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.
Parametrics
GAL16V8D-7LJ absolute maixmum ratings: (1)Supply voltage VCC: -0.5 to +7V; (2)Input voltage applied: -2.5 to VCC +1.0V; (3)Off-state output voltage applied: -2.5 to VCC +1.0V; (4)Storage Temperature: -65 to 150℃; (5)Ambient Temperature with Power Applied : -55 to 125℃.
Features
GAL16V8D-7LJ features: (1)high performance e2cmos technology; (2)50% to 75% reduction in power from bipolar; (3)active pull-ups on all pins; (4)eight output logic macrocells; (5)preload and power-on reset of all registers; (6)electronic signature for identification; (7)lead-free package options.
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 GAL16V8D-7LJ |
Lattice |
SPLD - Simple Programmable Logic Devices 5V 16 I/O |
Data Sheet |
|
|
||||||
|
GAL16V8D-7LJI |
Lattice |
SPLD - Simple Programmable Logic Devices 16 INPUT 8 OUTPUT 5V LOW POWER 7.5ns |
Data Sheet |
Negotiable |
|
||||||
|
GAL16V8D-7LJN |
Lattice |
SPLD - Simple Programmable Logic Devices 16 Input 8 Output 5V Low Power 7.5ns |
Data Sheet |
|
|
||||||
|
GAL16V8D-7LJNI |
Lattice |
SPLD - Simple Programmable Logic Devices 16 INPUT 8 OUTPUT 5V LOW POWER 7.5ns |
Data Sheet |
Negotiable |
|
||||||
