EPM7128AETI100-7N

high-density, high-performance, Programmable Logic Device, 100-TQFP, -0.5 to 4.6V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $10.00~50.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $10.00~50.00

PartNumber:: EPM7128AETI100-7N

Brand:: Altera Corporation - ALTR | Pack: DIP | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Olin,Ms Stiny's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-12-02

From Other Seller

Part Number:EPM7128AETI100-7N
US $10.00 - 50.00
ECA1HHG100

US $10.00 - 10.00 / Piece
(0) Remove
YL-G709

US $65.00 - 68.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM7128AETI100-7N is a high-density, high-performance, Programmable Logic Device based on Altera’s second-generation MAX architecture. Fabricated with advanced CMOS technology, the EPM7128AETI100-7N operates with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. The EPM7128AETI100-7N in the -4, -5, -6, -7, and some -10 speed grades are compatible with the timing requirements for 33 MHz operation of the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification.

Parametrics

EPM7128AETI100-7N absolute maximum ratings: (1)VCC, supply voltage: -0.5 to 4.6V; (2)VI, DC input voltage: –2.0 to 5.75 V; (3)IOUT, DC output current, per pin: –25 to 25 mA; (4)TSTG, Storage temperature No bias: –65 to 150℃; (5)TA, Ambient temperature Under bias: –65 to 135℃; (6)TJ, Junction temperature: 135℃.

Features

EPM7128AETI100-7N features: (1)PCI-compatible; (2)Bus-friendly architecture, including programmable slew-rate control; (3)Open-drain output option; (4)Programmable macrocell registers with individual clear, preset, clock, and clock enable controls; (5)Programmable power-up states for macrocell registers in MAX 7000AE devices; (6)Programmable power-saving mode for 50% or greater power reduction in each macrocell; (7)Configurable expander product-term distribution, allowing up to 32 product terms per macrocell; (8)Programmable security bit for protection of proprietary designs; (9)6 to 10 pin- or logic-driven output enable signals; (10)Two global clock signals with optional inversion; (11)Enhanced interconnect resources for improved routability; (12)Fast input setup times provided by a dedicated path from I/O pin to macrocell registers; (13)Programmable output slew-rate control; (14)Programmable ground pins.