EP20K60EFC324-2

Programmable Logic Device, BGA324, MultiCore, –0.5 to 3.6 V, EP20K60EFC324-2

Rated 5 Rating 5 | reviews | Write a review

Price:: US $10.00~15.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $10.00~15.00

PartNumber:: EP20K60EFC324-2

Brand:: Altera Corporation - ALTR | Pack: BGA | D/C: 05+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Olin,Ms Stiny's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-07-17

From Other Seller

Part Number:EP20K60EFC324-2
US $10.00 - 15.00
TMS320C6414TBGLZA7

US $58.00 - 65.00 / Piece
(0) Remove
74AHC2G08VS SOP-8

US $2.00 - 2.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EP20K60EFC324-2 is a Programmable Logic Device. It is designed with the MultiCore architecture, which combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic of the EP20K60EFC324-2 provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. The EP20K60EFC324-2 includes additional features such as advanced I/O standard support, CAM, additional global clocks, and enhanced ClockLock clock circuitry.

Parametrics

EP20K60EFC324-2 absolute maximum ratings: (1)VCCINT Supply voltage: –0.5 to 3.6 V; (2)VCCIO: –0.5 to 4.6 V; (3)VI DC input voltage: –2.0 to 5.75 V; (4)IOUT DC output current, per pin: –25 to 25 mA; (5)TSTG Storage temperature: –65 to 150 ℃; (6)TAMB Ambient temperature: –65 to 135 ℃; (7)TJ Junction temperature: 135 ℃.

Features

EP20K60EFC324-2 features: (1)Industry’s first programmable logic device (PLD) incorporating system-on-a-programmable-chip (SOPC) integration: MultiCore architecture integrating look-up table (LUT) logic, product-term logic, and embedded memory, LUT logic used for register-intensive functions, Embedded system block (ESB) used to implement memory functions, including first-in first-out (FIFO) buffers, dual-port RAM, and content-addressable memory (CAM), ESB implementation of product-term logic used for combinatorial-intensive functions; (2)High density: 30,000 to 1.5 million typical gates, Up to 51,840 logic elements (LEs), Up to 442,368 RAM bits that can be used without reducing available logic, Up to 3,456 product-term-based macrocells.